

IN THE CLAIMS:

Please write the claims as follows:

- 1 1. (Currently Amended): Apparatus for enabling an instruction to control data flow bypassing
- 2 hardware within a processor of a programmable processing engine, the apparatus comprising:
 - 3 a pipeline of the processor, the pipeline having a plurality of stages including instruction
 - 4 decode, writeback, and execution stages, the execution stage having a plurality of parallel execu-
 - 5 tion units; and
 - 6 an instruction set of the processor, the instruction set defining a first register decode value
 - 7 that defines source operand bypassing that allows source operand data to be shared among the
 - 8 plurality of execution units by directly addressing a source register of the plurality of execution
 - 9 units, and a second register decode value that defines result bypassing that allows bypassing of a
 - 10 result from a previous instruction executing in pipeline stages of the processor by directly ad-
 - 11 dressing a result register of the plurality of execution units.
- 1 2. (Original): The apparatus of Claim 1 further comprising:
 - 2 a register file containing a plurality of general-purpose registers for storing intermediate
 - 3 result data processed by the execution units; and
 - 4 a memory for storing one of transient data unique to a specific process and pointers refer-
 - 5 encing data structures.
- 1 3. (Previously Presented): The apparatus of Claim 1 wherein the second register decode value
- 2 comprises:

3 one of a result bypass (RRB) operand and an inter-unit result bypass (RIRB) operand,
4 each of which explicitly controls data flow within the pipeline of the processor.

1 4. (Original): The apparatus of Claim 3 wherein the execution units comprise a current execu-
2 tion unit and an alternate execution unit, and wherein the RRB operand denotes the current exe-
3 cution unit and the RIRB operand denotes the alternate execution unit.

1 5. (Currently Amended): The apparatus of Claim 3 wherein the RRB operand explicitly explic-
2 itly infers feedback of the data delivered from a current one of the execution units to an input
3 register of the current execution unit over a feedback path.

1 6. (Original): The apparatus of Claim 5 wherein the writeback stage comprises an interstage
2 register and wherein the RRB operand enables bypassing write-back of the data processed by the
3 execution units to one of the register file or the interstage register of the writeback stage.

1 7. (Previously Presented): The apparatus of Claim 2 wherein the first register decode value
2 comprises a source bypass (RISB) operand that allows source operand data to be shared among
3 the parallel execution units of the pipelined processor.

1 8. (Original): The apparatus of Claim 7 wherein the execution units comprise a main execution
2 unit and a secondary execution unit, and wherein the RISB operand allows the secondary execu-
3 tion unit to receive data stored at an effective memory address specified by a displacement oper-
4 and in the previous instruction executed by the main execution unit.

1 9. (Currently Amended): A method for enabling an instruction to control data flow bypassing
2 hardware within a pipelined processor of a programmable processing engine, the method com-
3 prising the steps of:

4 defining a first register decode value that defines source operand bypassing of source op-
5 erand data and a second register decode value that defines result bypassing of a result from a
6 previous instruction executing in pipeline stages of the processor; and

7 identifying a pipeline stage register for use as a source operand in an instruction contain-
8 ing the first or the second register decode value by directly addressing a source register or a re-
9 sult register, respectively.

1 10. (Previously Presented): The method of Claim 9 further comprising:

2 explicitly controlling data flow within the pipeline stages of the processor through the use
3 of a register result bypass (RRB) operand in said second register decode value.

1 11. (Currently Amended): The method of Claim 10 further comprising:

2 including pipeline stages having instruction decode, writeback, and execution stages, and
3 wherein the execution stage has multiple parallel execution units including a current execution
4 unit and an alternate execution unit.

1 12. (Previously Presented): The method of Claim 11 wherein the step of explicitly controlling
2 comprises:

3 retrieving data from the current execution unit; and

4 returning the data to an input execution register specified by the RRB operand, thereby
5 bypassing write-back of the data to either a register file or memory at the writeback stage.

1 13. (Previously Presented): The method of Claim 12 wherein the step of identifying further
2 comprises:

3 explicitly specifying the pipeline stage register to be used as the source operand for the
4 instruction.

1 14. (Previously Presented): The method of Claim 13 further comprising:

2 encoding the RRB operand in fewer bits than a regular register operand.

1 15. (Previously Presented): The method of Claim 9 further comprising:

2 including pipeline stages having instruction decode, writeback and execution stages, and
3 wherein the execution stage has multiple parallel execution units including a current execution
4 unit and an alternate unit; and

5 sharing source operand data among the parallel execution units of the pipelined processor
6 through the use of a source bypass (RISB) operand in said first register decode value.

1 16. (Previously Presented): The method of Claim 15 wherein the step of sharing further com-
2 prises:

3 receiving data at the alternate execution unit, the data stored at a memory address speci-
4 fied by a displacement operand in a previous instruction executed by the current execution unit
5 of the processor.

1 17. (Previously Presented): The method of Claim 16 wherein the step of sharing further com-
2 prises:

3 realizing two memory references through the use of a single bus operation over a local
4 bus.

1 18. (Previously Presented): The method of Claim 17 wherein the step of sharing further com-
2 prises:

3 encoding the RISB operand with substantially fewer bits than those needed for a dis-
4 placement address.

1 19. (Currently Amended): A computer readable medium containing executable program in-
2 structions for enabling an instruction to control data flow bypassing hardware within a pipelined
3 processor of a programmable processing engine, the executable program instructions comprising
4 program instructions for:

5 defining a first register decode value that defines source operand bypassing of source op-
6 erand data and a second register decode value that defines result bypassing of a result from a
7 previous instruction executing in pipeline stages of the processor; and

8 identifying a pipeline stage register for use as a source operand in a current instruction
9 containing the register decode value by directly addressing a source register or a result register,
10 respectively.

1 20. (Original): The computer readable medium of Claim 19 further comprising program in-
2 structions for explicitly controlling data flow within the pipeline stages of the processor through
3 use of a register result bypass operand.

1 21. (Original): The computer readable medium of Claim 20 further comprising program in-
2 structions for sharing source operand data among parallel execution units of the pipelined proc-
3 essor through the use of a source bypass operand.

1 22-27. (Canceled)

1 28. (Currently Amended): A processor comprising:
2 a first execution unit having at least one first input and a first output;
3 at least one second execution unit having at least one second input and a second output;
4 a first input register connected to said at least one first input;
5 a second input register;
6 a multiplexer having a first input from said first input register, a second input from said
7 second input register, and an output directly coupled to said at least one second execution unit;
8 and
9 a register decode value that specifies bypassing data from said first input register to said
10 at least one second execution unit directly via said multiplexer.

1 29. (Previously Presented): The processor of claim 28 further comprising:
2 a first instruction having at least one first source operand and a first destination, said first
3 execution unit processing said first instruction;

4 a second instruction having at least one second source operand and a second destination
5 operand, said at least one second source operand is the same as said at least one first source op-
6 erand; and

7 means for replacing said at least one second source operand with said register decode
8 value.

1 30. (Previously Presented): The processor of claim 29 further comprising:

2 a register file connected to said first input register and said second input register; and
3 means for loading said at least one first and said at least one second source operands from
4 said register file.

1 31. (Previously Presented): The processor of claim 29 further comprising:

2 a memory connected to said first input register; and
3 means for loading said at least one first and said at least one second source operands from
4 said memory.

1 32. (Previously Presented): The processor of claim 29, said means for replacing further com-
2 prising:

3 an instruction decode mechanism; and
4 means for said multiplexer choosing input from said first input register.

1 33. (Previously Presented): The processor of claim 29 further comprising:

2 said register decode value having fewer bits than said at least one second source operand.

1 34. (Previously Presented): The processor of claim 29 further comprising:
2 a displacement value within said at least one first and said at least one second source op-
3 erands, said displacement value specifying an effective memory address where data is stored.

1 35. (Previously Presented): The processor of claim 29 further comprising:
2 a displacement value within said first destination operand, said displacement value speci-
3 fying an effective memory address where data is stored.

1 36. (Currently Amended): Electromagnetic signals propagating over a computer network com-
2 prising:

3 said electromagnetic signals carrying instruction for execution on a processor for per-
4 forming the method of claim 9

5 defining a first register decode value that defines source operand bypassing of source op-
6 erand data and a second register decode value that defines result bypassing of a result from a
7 previous instruction executing in pipeline stages of the processor; and

8 identifying a pipeline stage register for use as a source operand in an instruction contain-
9 ing the first or the second register decode value by directly addressing a source register or a re-
10 sult register, respectively.

1 37. (Canceled)

1 38. (Currently Amended): The method of Claim 9 further comprising:

2 including pipeline stages having instruction decode, writeback, and execution stages, and
3 wherein the execution stage has multiple parallel execution units including a current execution
4 unit and an alternate execution unit; and

5 explicitly controlling data flow within the pipeline stages of the processor through the use
6 of a register result bypass (RIRB) operand to bypass the writeback stage and to allow result data
7 from an alternate execution unit to flow directly to an input execution register.

1 39. (Previously Presented): The apparatus of Claim 3 wherein the RIRB operand explicitly in-
2 fers feedback of the data delivered from an alternate one of the execution units to an input regis-
3 ter of the current execution unit over a feedback path.

1 40. (Currently Amended): Apparatus for enabling an instruction to control data flow within a
2 processor of a programmable processing engine, the apparatus comprising:

3 a pipeline of the processor, the pipeline having a plurality of stages including instruction
4 decode, writeback, and execution stages, the execution stage having a plurality of parallel execu-
5 tion units;

6 a multiplexer connecting parallel execution units; and

7 an instruction set of the processor, the instruction set defining a register decode value that
8 controls said multiplexer to bypass a source operand from a previous instruction executing in
9 pipeline stages of the processor to the source operand of a current instruction by directly ad-
10 dressing a source register of a parallel execution unit.

1 41. (Previously Presented): The apparatus of Claim 40 further comprising:

2 a register file containing a plurality of general-purpose registers for storing intermediate
3 result data processed by the execution units.

1 42. (Previously Presented): The apparatus of Claim 40 further comprising:
2 a memory for storing one of transient data unique to a specific process and pointers refer-
3 encing data structures.

1 43. (Previously Presented): The apparatus of Claim 40 wherein the register decode value com-
2 prises:

3 a source bypass operand (RISB) that allows source operand data to be shared among the
4 parallel execution units of the pipelined processor.

1 44. (Previously Presented): The apparatus of Claim 40 wherein the execution units comprise:

2 a main execution unit and a secondary execution unit, wherein the RISB operand allows
3 the second execution unit to receive data stored at a memory address specified by a displacement
4 operand in the previous instruction executed by the main execution unit.

1 45. (Previously Presented): The apparatus of Claim 44 wherein the instruction set of the proces-
2 sor comprises:

3 an opcode directed to the main execution unit, said opcode having sufficient bits to en-
4 code a displacement operand;

5 an opcode directed to the secondary execution unit; and

6 micro-opcodes to initiate memory prefetches without requiring a dedicated instruction.

1 46. (Currently Amended): A method for enabling an instruction to control data flow within a
2 pipelined processor of a programmable processing engine, the method comprising the steps of:
3 defining a register decode value that specifies one-of-source operand bypassing from a
4 previous instruction executing in pipeline stages of the processor; and
5 identifying a pipeline stage register for use as a source operand in an instruction contain-
6 ing the register decode value by directly addressing a source register of a parallel execution unit.

1 47. (Previously Presented): The method of Claim 46 further comprising:
2 including pipeline stages having instruction decode, writeback and execution stages, and
3 wherein the execution stage has multiple parallel execution units including a current execution
4 unit and an alternate execution unit.

1 48. (Previously Presented): The method of claim 47 further comprising:
2 sharing source operand data among the parallel execution units of the pipelined processor
3 through the use of a source bypass (RISB) operand.

1 49. (Previously Presented): The method of claim 48 further comprising:
2 receiving data at said alternate execution unit, the data stored at a memory address speci-
3 fied by a displacement operand in a previous instruction executed by said current execution unit
4 of the processor.

1 50. (Previously Presented): The method of claim 49 further comprising:

2 realizing two memory references through the use of a single bus operation over a local
3 bus.

1 51. (Previously Presented): The method of claim 49 further comprising:
2 encoding the RISB operand with substantially fewer bits than those needed for a dis-
3 placement address.

1 52. (Currently Amended): Electromagnetic signals propagating on a computer network, com-
2 prising:

3 said electromagnetic signals carrying instruction for the practice of the method of, Claim
4 46
5 defining a register decode value that specifies source operand bypassing from a previous
6 instruction executing in pipeline stages of the processor; and
7 identifying a pipeline stage register for use as a source operand in an instruction contain-
8 ing the register decode value by directly addressing a source register of a parallel execution unit.

1 53. (Currently Amended): A computer readable media comprising:

2 said computer readable media containing executable program instruction for the practice
3 of the method of, Claim 46
4 defining a register decode value that specifies source operand bypassing from a previous
5 instruction executing in pipeline stages of the processor; and
6 identifying a pipeline stage register for use as a source operand in an instruction contain-
7 ing the register decode value by directly addressing a source register of a parallel execution unit.

Please insert the following new claims 54 *et seq.*:

- 1 54. (New) A system, comprising:
 - 2 a processing engine, having
 - 3 i) a plurality of parallel execution units, and
 - 4 ii) a plurality of pipeline stage registers, including a) at least one source register
 - 5 for each of the plurality of parallel execution units, and b) at least one result reg-
 - 6 ister for each of the plurality of parallel execution units;
 - 7 a memory external to the processing engine; and
 - 8 an instruction set for use by the processing engine, the instruction set for directly ad-
 - 9 dressing both pipeline stage registers of the plurality of parallel execution units and memory ad-
 - 10 dresses of the memory external to the processing engine.
- 1 55. (New) The processing engine of claim 54, further comprising: a register decode value to
- 2 directly address pipeline stage registers.
- 1 56. (New) The processing engine of claim 54, further comprising:
 - 2 a current execution unit as one of the plurality of execution units; and
 - 3 an alternate execution unit as one of the plurality of execution units.
- 1 57. (New) A method for use in a processing engine, comprising:

2 defining, by an instruction set, a register decode value, the register decode value for di-
3 rectly addressing pipeline stage registers of a plurality of parallel execution units in the process-
4 ing engine;

5 directly addressing, memory addresses of memory external to the processing engine for
6 use as a source operand of one of the plurality of execution units; and

7 directly addressing, by the register decode value, a specific pipeline stage register for use
8 as a source operand of one of the plurality of execution units.

1 58. (New) The method of claim 57, further comprising: directly addressing, by the register de-
2 code value, a source register of one of the plurality of execution units for use as a source operand
3 of one of the plurality of execution units.

1 59. (New) The method of claim 57, further comprising: directly addressing, by the register de-
2 code value, a result register of one of the plurality of execution units for use as a source operand
3 of one of the plurality of execution units.

1 60. (New) The method of claim 57, further comprising:

2 directly addressing, from a current execution unit, a memory address of the external
3 memory;

4 storing data from the memory address in a source register of the current execution unit;

5 directly addressing, from an alternate execution unit, by the register decode value, the
6 source register of the current execution unit; and

7 storing data from the source register of the current execution unit in a source register of
8 the alternate execution unit.

1 61. (New) A processing engine, comprising:

2 defining, by an instruction set, a register decode value, the register decode value for di-
3 rectly addressing pipeline stage registers of a plurality of parallel execution units in the process-
4 ing engine;

5 directly addressing, memory addresses of memory external to the processing engine for
6 use as a source operand of one of the plurality of execution units; and

7 directly addressing, by the register decode value, a specific pipeline stage register for use
8 as a source operand of one of the plurality of execution units.

1 62. (New) A computer readable media, comprising: the computer readable media containing
2 instruction for execution in a processing engine for the practice of the method of,

3 defining, by an instruction set, a register decode value, the register decode value for di-
4 rectly addressing pipeline stage registers of a plurality of parallel execution units in the process-
5 ing engine;

6 directly addressing, memory addresses of memory external to the processing engine for
7 use as a source operand of one of the plurality of execution units; and

8 directly addressing, by the register decode value, a specific pipeline stage register for use
9 as a source operand of one of the plurality of execution units.

1 63. (New) Electromagnetic signals propagating on a computer network, comprising: the elec-
2 tromagnetic signals carrying instructions for execution in a processing engine for the practice of
3 the method of,

4 defining, by an instruction set, a register decode value, the register decode value for di-
5 rectly addressing pipeline stage registers of a plurality of parallel execution units in the process-
6 ing engine;

7 directly addressing, memory addresses of memory external to the processing engine for
8 use as a source operand of one of the plurality of execution units; and

9 directly addressing, by the register decode value, a specific pipeline stage register for use
10 as a source operand of one of the plurality of execution units.

1 64. (New) An apparatus for enabling an instruction to control data flow bypassing hardware
2 within a processor of a programmable processing engine, the apparatus comprising:

3 a pipeline of the processor, the pipeline having a plurality of stages including instruction
4 decode, writeback, and execution stages, the execution stage having a plurality of parallel execu-
5 tion units; and

6 an instruction set of the processor, the instruction set defining a register decode value that
7 specifies source operand bypassing.

1 65. (New) A method for enabling an instruction to control data flow bypassing hardware within
2 a pipelined processor of a programmable processing engine having a plurality of parallel execu-
3 tion units, the method comprising the steps of:

4 defining a register decode value that defines source operand bypassing of source operand
5 data; and

6 identifying a source register of one of the plurality of parallel execution units for use as a
7 source operand in another of the plurality of parallel execution units in an instruction containing
8 the register decode value.

1 66. (New) Apparatus for enabling an instruction to control data flow bypassing hardware within
2 a processor of a programmable processing engine, the apparatus comprising:
3 a pipeline of the processor, the pipeline having a plurality of stages including instruction
4 decode, writeback, and execution stages, the execution stage having a plurality of parallel execu-
5 tion units;
6 means for defining a register decode value that defines source operand bypassing of
7 source operand data; and
8 means for identifying a source register of one of the plurality of parallel execution units
9 for use as a source operand in another of the plurality of parallel execution units in an instruction
10 containing the register decode value.